EP 0 997 948 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

03.05.2000 Bulletin 2000/18

(21) Application number: 99307315.4

(22) Date of filing: 15.09.1999

(51) Int. Cl.⁷: **H01L 27/11**

(11)

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 27.10.1998 JP 30588898

(71) Applicant: FUJITSU LIMITED
Kawasaki-shi, Kanagawa 211-8588 (JP)

(72) Inventors:

Kajii, Yoshio,
 c/o Fujitsu Limited
 Kawasaki-shi, Kanagawa 211-8588 (JP)

Yanai, Tsuyoshi,
 c/o Fujitsu LSI Technology Ltd.
 Kanaqawa 213-0012 (JP)


Ohkawa, Takashi,
 c/o Fujitsu LSI Technology Ltd.
 Kanagawa 213-0012 (JP)

(74) Representative:
Stebbing, Timothy Charles et al
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(54) Semiconductor memory device

(57) A semiconductor memory device is constructed to include a memory cell formed by a plurality of transistors, wherein each of gate wiring layers of all of

the transistors forming the memory cell is arranged to extend in one direction.



10

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention generally relates to semiconductor memory devices, and more particularly to a semiconductor memory device such as a static random access memory (SRAM).

[0002] In semiconductor memory devices, memory cells occupy a large portion of the device area. Hence, the memory cell is an important factor which determines the size, access speed and power consumption of the semiconductor memory device.

2. Description of the Related Art

[0003] First, a description will be given of a memory cell of a conventional 1-read-write/1-write (1RW/1R) 20 RAM. FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM. FIG. 2 is a diagram showing a layout of the memory cell of the conventional 1RW/1R RAM. FIG. 3 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown in FIG. 2.

[0004] In FIG. 1, P-channel MOS transistors Trp1 and Trp2, N-channel MOS transistors Trn1 through Trn8, bit lines BLA, BLB, XBLA and XBLB, word lines WLA and WLB, and power lines VDD and VSS for respectively supplying power supply voltages VDD and VSS are coupled as shown.

[0005] In FIG. 2, gates of the transistors Trn3 and Trn4 are connected by a gate polysilicon layer 61, and gates of the transistors Trn5 and Trn7 are connected by a gate polysilicon layer 62. This is because the gates of the transistors Trn3 and Trn4 are connected to the same word line WLA, and the gates of the transistors Trn5 and Trn7 are connected to the same word line WLB, as may be seen from FIG. 1.

[0006] When the layout shown in FIG. 2 is employed, portions where the transistors are formed are inevitably separated and a large area is occupied thereby. That is, even among the N-channel MOS transistors which are of the same nMOS type, the source/drain regions are separated and an additional area is occupied thereby. More particularly, the cell frame shown in FIG. 2 is separated into the regions of the transistors Trn1 and Trn3, the transistors Trn2 and Trn4, the transistors Trn5 and Trn6, and the transistors Trn7 and Trn8.

[0007] On the other hand, since the gate polysilicon layer 61 of the transistors Trn3 and Trn4 cannot be arranged in the same direction as gate polysilicon layers 63 and 64 of the other transistors, the 1RW/1R RAM is

easily affected by inconsistencies introduced during the production process of the memory cell. In other words, the dimensional accuracies of the gate polysilicon layers 61 and 62 and the gate polysilicon layers 63 and 64 which extend in different directions become different due to the inconsistencies introduced during the production process. For this reason, even if the gate polysilicon layers 61 and 62 are designed to have the same length as the gate polysilicon layers 63 and 64, for example, the actual resistances of the gate polysilicon layers 61 and 62 become different from the actual resistances of the gate polysilicon layers 63 and 64. As a result, the access speed and the power consumption of the memory cell are affected by the different resistances, and the balance of the memory cell as a whole deteriorates. Therefore, it is difficult to guarantee a stable operation of the semiconductor memory device.

[0008] As described above, in the conventional semiconductor memory device, there were problems in that it is difficult to reduce the area occupied by the memory cell, and that it is difficult to guarantee a stable operation of the semiconductor memory device due to the effects of the inconsistencies introduced during the production process.

SUMMARY OF THE INVENTION

[0009] Accordingly, it is a general object of the present invention to provide a novel and useful semi-conductor memory device in which the problems described above are eliminated.

[0010] Another and more specific object of the present invention is to provide a semiconductor memory device which can reduce an area occupied by a memory cell and can guarantee a stable operation of the semiconductor memory device by minimizing effects caused by inconsistencies which are introduced during a production process of the semiconductor memory device.

[0011] Still another object of the present invention is to provide a semiconductor memory device comprising a memory cell formed by a plurality of transistors, wherein each of gate wiring layers of all of the transistors forming the memory cell is arranged to extend in one direction. According to the semiconductor memory device of the present invention, it is possible to reduce an area occupied by the memory cell, and to guarantee a stable operation of the semiconductor memory device by taking measures so as to be less affected by inconsistencies introduced during a production process of the semiconductor memory device.

[0012] Of the transistors forming the memory cell, first transistors which are coupled to word lines may be arranged on an outer side of second transistors which are coupled to a power supply, within the semiconductor memory device. In addition, of the second transistors, a source/drain of a second transistor coupled to the power supply and a substrate contact of the power sup-

40

10

30

35

ply may be used in common. Furthermore, of the second transistors, a source/drain of a second transistor coupled to another power supply which is different from the power supply and a substrate contact of the other power supply may be used in common. According to the semiconductor memory device of the present invention, it is possible to effetively reduce the area occupied by the memory cell by the transistor arrangement and the common use of the contact.

[0013] The first transistors and the second transistors which are coupled to the power supply are made of N-channel MOS transistors, and the second transistor which is coupled to the other power supply may be made of a P-channel MOS transistor.

[0014] The semiconductor memory device may further comprise signal lines including word lines, and a power line, where the power line is arranged between the signal lines in a single wiring layer. According to the semiconductor memory device of the present invention, it is possible to reduce the coupling capacitance introduced between the signal lines, and prevent generation of noise and inversion (transformation) of data.

A plurality of memory cells may be arranged in an array, an adjacent memory cell may be arranged adjacent to a certain memory cell, and a source/drain of the transistors forming the adjacent memory cell and a bulk layer of a substrate contact may be used in common by reversing a layout of the certain cell with respect to both an x-axis direction and a y-axis direction. In addition, the semiconductor memory device may further comprise power lines, and signal lines, where a plurality of memory cells are arranged in an array, an adjacent memory cell is arranged adjacent to a certain memory cell, and the power lines and the signal lines with respect to the adjacent memory cell are used in common with the certain memory cell by reversing a layout of the certain memory cell with respect to both an x-axis direction and a y-axis direction. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell array.

[0016] Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE INVENTION

[0017]

FIG. 1 is a circuit diagram showing a memory cell of a conventional 1WR/1R RAM;

FIG. 2 is a diagram showing a layout of the memory cell of the conventional 1RW/1R RAM;

FIG. 3 is a diagram for explaining various symbols used in FIG. 2;

FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor mem-

ory device according to the present invention;

FIG. 5 is a diagram for explaining various symbols used in FIG. 4;

FIG. 6 is a diagram showing a layout for a case where 8 memory cells are arranged around one memory cell shown in FIG. 4;

FIG. 7 is a diagram showing the layout shown in FIG. 6 in a simplified manner;

FIG. 8 is a diagram for explaining various symbols used in FIG. 7;

FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention; FIG. 10 is a diagram for explaining various symbols used in FIG. 9;

FIG. 11 is a diagram showing a layout of power lines in the second embodiment; and

FIG. 12 is a diagram for explaining various symbols used in FIG. 11.

DESCRIPTION OF THE PREFERRED EMBODI-MENTS

[0018] A description will be given of embodiments of the present invention, by referring to FIG. 4 and the subsequent figures.

FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention. FIG. 5 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown in FIG. 4. In this embodiment, the present invention is applied to a 1RW/1R RAM. The illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown in FIG. 1. In FIG. 4, those parts which are the same as those corresponding parts in FIG. 1 are designated by the same reference numerals, and a description thereof will be omitted.

[0020] In this embodiment, the transistors Trn3 and Trn4 which are connected to the word line WLA and the transistors Trn5 and Trn7 which are connected to the word lines WLB are arranged on the outer side of the other transistors in the cell frame, as shown in FIG. 4. More particularly, the transistors Trn4 and Trn5 are arranged in an upper portion in FIG. 4, while the transistors Trn3 and Trn7 are arranged in a lower portion in FIG. 4. Hence, it is possible to use common sources/drains 11 and 12 with respect to the transistors Trn1, Trn2, Trn6 and Trn8.

[0021] In other words, the power supply sides VSS (sources 11) of the transistors Trn1, Trn2, Trn6 and Trn8 may be used in common, and by further common use with substrate contacts (contact regions of the P-type wells) 13, it is possible to reduce the number of contacts

55

14 to the power supply VSS to one. In addition, common sources/drains 21 and 22 may be used with respect to the transistors Trp1 and Trp2. By similarly using the power supply sides VDD (sources 21) of the transistors Trp1 and Trp2 in common, and by further common use with substrate contacts (contact regions of the N-type wells) 23, it is possible to reduce the number of contacts 24 to the power supply VDD to one.

[0022] Accordingly, the conventional concept of using a polysilicon layer to connect the gates of the transistors which are connected to the word lines as shown in FIG. 2 is totally discarded in this embodiment. Instead, this embodiments arranges the transistors Trp1, Trp2 and Trn1 through Trn8 as shown in FIG. 4, so that gate polysilicon layers 31 of all of the transistors Trp1, Trp2 and Trn1 through Trn8 extend in the same direction. As a result, this embodiment is less affected by the inconsistencies introduced during the production process of the memory cell.

[0023] The present inventors conducted experiments to compare the layout of this embodiment shown in FIG. 4 and the conventional layout shown in FIG. 2. It was confirmed from the results of the experiments that the area of one memory cell of this embodiment can be reduced by approximately 20% as compared to the area of one conventional memory cell.

[0024] As will be described later in conjunction with FIG. 6, contact regions in the cell frame can be used in common by arranging the layouts of the adjacent memory cells in a reverse arrangement with respect to both an X-axis direction and a y-axis direction. In other words, contact regions 13, 23 and 43 of the memory cells can be used in common among a certain memory cell and adjacent memory cells arranged above, below, to the right and left of the certain memory cell.

[0025] FIG. 6 is a diagram showing a layout in which 8 adjacent memory cells are arranged around one certain memory cell having the layout shown in FIG. 4. In FIG. 6, those parts which are the same as those corresponding parts in FIGS. 4 and 5 are designated by the same reference numerals and symbols, and a description thereof will be omitted. In FIG. 6, however, the reference numerals of the transistors Trp1, Trp2 and Trn1 through Trn8 are divided into upper and lower portion, such as "Tr" and "p1", because of the limited writing space available within the figure.

[0026] As may be seen from FIG. 6, when the layout of the adjacent memory cells are reversed or, turned over relative to the layout of the certain memory cell with respect to both the x-axis direction and the y-axis direction, when arranging the memory cells in an array, that is, in a form of a memory cell array, it is possible to use the sources/drains and a bulk layer of substrate contacts in common among the memory cells. The bulk layer refers to a stacked structure from a substrate to a layer under a first metal layer which will be described layer. In addition, by reversing the layout of the adjacent memory cells relative to the layout of the certain mem-

ory cell with respect to both the x-axis direction and the y-axis direction, it is also possible to use power lines such as the power lines VDD and VSS, and signal lines such as the word lines WLA and WLB, the bit lines BLA and BLB, XBLA and XBLB in common among the memory cells.

[0027] In other words, the gate polysilicon layers of all of the transistors forming the memory cells are arranged to extend in the same direction. In addition, the sources/drains of the transistors connected to all of the bit lines are arranged to be used in common among the certain memory cell and the adjacent memory cells located above and below in the plan view. Moreover, the sources/drains of the transistors on the power supply side and the substrate contacts are used in common among the memory cells. Furthermore, the substrate contacts are used in common among the certain memory cell and the adjacent memory cells located on the right and left.

[0028] FIG. 7 is a diagram showing the layout shown in FIG. 6 in a simplified manner. FIG. 8 is a diagram for explaining various symbols used to indicate a source/drain contact region, a gate contact region, and a normal position of the memory cell in the layout shown in FIG. 7. As may be seen from FIG. 7, the effect of reducing the area occupied by the memory cells becomes more notable as the number of memory cells in the memory cell array increases.

[0029] In FIG. 6, it is assumed for the sake of convenience that the area of each memory cell is the area within each cell frame. However, a region actually occupied by each memory extends slightly to the outer side of each cell frame, Hence, in units of the cell region which is actually occupied by each memory cell, the cell regions actually occupied by each of the memory cells overlap among the mutually adjacent cell regions according to the layout of the memory cells shown in FIG. 6. Consequently, it is actually possible to further reduce the area of each memory cell by an amount corresponding to the overlap of the cell regions of the adjacent memory cells.

FIG. 9 is a diagram showing a layout of a [0030] memory cell of a second embodiment of the semiconductor memory device according to the present invention. FIG. 10 is a diagram showing various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, an N-type well region, and a first metal layer of the layout shown in FIG. 9. In addition, FIG. 11 is a diagram showing a layout of power lines in this embodiment. FIG. 12 is a diagram showing various symbols used to indicate a second metal layer, a third metal layer, a first via hole, a second via hole, and a stacked via hole region in the layout shown in FIG. 11. In this embodiment, the present invention is also applied to a 1RW/1R RAM. The illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted

5

10

30

since the circuit diagram is the same as that of the conventional memory cell shown in FIG. 1. In FIG. 9, those parts which are the same as those corresponding parts in FIG. 4 are designated by the same reference numerals, and a description thereof will be omitted.

[0031] As may be seen from FIGS. 9 and 11, similarly to the power line VSS which is arranged between the bit lines BLA and BLB in the same wiring layer (wiring level of the third metal layer), the power lines VDD and VSS are arranged between the word lines WLA and WLB in the same wiring layer (wiring level of the second metal layer). In other words, by arranging the power line so as to be sandwiched between the signal lines in the same wiring layer, it is possible to reduce the coupling capacitance generated between the signal lines, and to prevent generation of noise and inversion (transformation) of data. As a result, it is possible to reduce the coupling capacitance between ports of the 1RW/1R RAM which is a multi-port RAM, and accordingly, prevent interference between the ports.

[0032] In the embodiments described above, the present invention is applied to the 1RW/1R RAM. However, the application of the present invention is not limited to the 1RW/1R RAM, and the present invention is similarly applicable to various other kinds of semiconductor memory devices.

[0033] Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope of the present invention.

Claims

- A semiconductor memory device comprising a memory cell formed by a plurality of transistors, characterized in that: gate wiring layers of all of the transistors forming said memory cell are arranged to extend in one direction.
- The semiconductor memory device as claimed in claim 1, characterized in that: of the transistors forming said memory cell, first transistors which are coupled to word lines are arranged on an outer side of second transistors which are coupled to a power supply, within the semiconductor memory device.
- 3. The semiconductor memory device as claimed in claim 2, characterized in that: of said second transistors, a source/drain of a second transistor coupled to the power supply and a substrate contact of the power supply are used in common.
- 4. The semiconductor memory device as claimed in claim 2 or 3, characterized in that: of said second transistors, a source/drain of a second transistor coupled to another power supply which is different from said power supply and a substrate contact of the other power supply are used in common.

- 5. The semiconductor memory device as claimed in claim 4, characterized in that said first transistors and said second transistors which are coupled to said power supply are made of N-channel MOS transistors, and said second transistor which is coupled to said other power supply is made of a Pchannel MOS transistor.
- 6. The semiconductor memory device as claimed in any of claims 1 to 5, further comprising signal lines including word lines, and a power line, characterized in that: said power line is arranged between said signal lines in a single wiring layer.
- 7. The semiconductor memory device as claimed in any of claims 1 to 6, wherein a plurality of memory cells are arranged in an array, and an adjacent memory cell is arranged adjacent to a certain memory cell, characterized in that: a source/drain of the transistors forming said adjacent memory cell and a bulk layer of a substrate contact are used in common by reversing a layout of said certain cell with respect to both an x-axis direction and a y-axis direction.
 - 8. The semiconductor memory device as claimed in any of claims 1 to 7, further comprising power lines and signal lines, wherein a plurality of memory cells are arranged in an array, and an adjacent memory cell is arranged adjacent to a certain memory cell, characterized in that said power lines and said signal lines with respect to said adjacent memory cell are used in common with said certain memory cell by reversing a layout of said certain memory cell with respect to both an x-axis direction and a y-axis direction.






FIG.1




:GATE POLYSILICON LAYER	:GATE CONTACT LA	YER SOURCE/DRAIN CONTACT REGION
:SOURCE/DRAIN REGION		: WELL CONTACT
:CELL FRAME	P-TYPE WELL REGION	N-TYPE WELL REGION

FIG.4



:GATE POLYSILICON LAYER	:GATE CONTACT LAYE	SOURCE/DIVATION CONTACT REGION MELL CONTACT
:SOURCE/DRAIN REGION		REGION
:CELL FRAME	P-TYPE WELL	N-TYPE WELL REGION

Ø Ø Ø 図 Ø, **\$** 四上 **\$** æ Ø, 32 æ Ø Ø Ø Ø Ø Ø Ø **\(\omega\)** Ø1



SOURCE/DRAIN CONTACT REGION

GATE CONTACT REGION

:NORMAL POSITION

F16, 10

H-TIPE WELL SOUTE CONTACT LAYER | S : F-TYPE WELL CATE POLYSILICON LAYER SOURCE/DRAIN REGION CELL FRANE

VSS \otimes \otimes BLB VSS XBLA 8 MLB 200

F1G 12

STACKED VIA SAD VIA 1ST VIA J. 370 NETAL INTER SNO NETAL

THIS PAGE BLANK (USPTO)